Home > Static Analysis > Fault-Tree Analysis
Static Analysis
FLAVERS
PROPEL
Finite-State Verification
Property Specification
Fault-Tree Analysis »
Failure Mode and Effect Analysis
MPI Verification
INCA
Experimentation
Publications
Additional Information
All Fault-Tree Analysis Publications

Fault-Tree Analysis

 

Recent Publications

A Systematic Process-model-based Approach for Synthesizing Attacks and Evaluating Them
Huong Phan, George S. Avrunin, Lori A. Clarke, Leon J. Osterweil, Matt Bishop, 2012 Electronic Voting Technology Workshop/Workshop on Trustworthy Elections (EVT/WOTE '12), August 6-7, 2012. (UM-CS-2012-029)

[ Usenix ] [ PDF ] [ Slides ]

Improving Processes Using Static Analysis Techniques
Bin Chen, Doctoral Thesis, Department of Computer Science, University of Massachusetts, Amherst, MA 01003, September 2010. (THESIS-CHEN)

[ PDF ]

Modeling and Analyzing Faults to Improve Election Process Robustness
Borislava I. Simidchieva, Sophie J. Engle, Michael Clifford, Alicia Clay Jones, Sean Peisert, Matt Bishop, Lori A. Clarke, Leon J. Osterweil, Proceedings of the 2010 Electronic Voting Technology Workshop/Workshop on Trustworthy Elections (EVT/WOTE '10), August 9-10, 2010, Washington, DC. (UM-CS-2010-039)

[ Usenix ] [ Video ] [ PDF ] [ Slides ]

Automatic Fault Tree Derivation from Little-JIL Process Definitions
Bin Chen, George S. Avrunin, Lori A. Clarke, Leon J. Osterweil, 2006 Software Process Workshop (SPW 2006) and 2006 Process Simulation Workshop (PROSIM 2006), Shanghai, China, Springer-Verlag LNCS, Vol. 3966, pp. 150-158, May, 2006. (UM-CS-2006-01)

[ SpringerLink ] [ PDF ] [ Slides ]

 

This site is maintained by the Laboratory for Advanced Software Engineering Research.
© 2010 University of Massachusetts AmherstSite Policies